2

5

6

What is claimed is:

A pixel sensor for providing image sensing under radiation or space environment, comprising:

- a headout circuit operating to convert optical image signals to electronic signals, where said readout circuit includes p-type transistors and an n-type photosensitive element; and
- a first\reset circuit configured to provide a reset 7 level for a pixel output, where said first reset circuit 8 includes at least one p-type transistor,

where said readout circuit and said first reset circuit having said p-type transistors, and said n-type photosensitive element, provide radiation hardness without any radiation protective enclosure.

- 2. The pixel sensor of claim 1, wherein said p-type transistors are MOSFET p\type transistors.
- The pixel sensor Δf claim 1, wherein said n-type 1 photosensitive element is an h-type photodiode. 2
- The pixel sensor of claim 3, wherein said n-type 1 4. photodiode is formed in a square layout design.

2

3

3

- 5. The pixel sensor of claim 3, wherein said n-type photodiode is formed in a circular layout design.
- 6. The pixel sensor of claim 1, further comprising:
 a p-type substrate on which said n-type photosensitive
 element is formed.
 - 7. The pixel sensor of claim 6, further comprising:
 a pair of p+ type guard rings formed on said p-type
 substrate, each of said pair of guard rings formed on either
 side of said n-type photosensitive element, said pair of
 guard rings connected to a ground voltage, and operating to
 substantially reduce a leakage current from said n-type
 photosensitive element.
 - 8. The pixel sensor of claim 6, further comprising:
 an n-type well provided adjacent to said p-type
 substrate, said n-type well connected to a supply voltage,
 and operating to prevent crosstalk between pixels.
- 9. The pixel sensor of claim 1, further comprising:
 a second reset circuit having a p-type MOSFET
 transistor coupled to an input of said first reset circuit,
 said second reset circuit allowing pixel-by-pixel reset
 operation.

- 1 10. A radiation-hard CMOS image sensing device,
 2 comprising:
- 3 a p-type substrate;
- an n-type photodiode formed on said p-type substrate,
- where said n-type photodiode operates to convert an optical
- signal to an electrical signal;
- a first reset circuit configured to provide a reset
- 8 value for said electrical signal, said first reset circuit
- 9 including a p-type MOSFET transistor; and
- a readout circuit operating to buffer said electrical
- signal, said readout circuit including a p-type MOSFET
- 12 transistor.
 - 11. The device of claim 10, further comprising:
 - a pair of p+ type guard rings formed on said p-type
 - substrate, each of said pair of guard rings formed on either
 - side of said n-type photodiode, said pair of guard rings
 - 5 connected to a ground voltage, and operating to
 - substantially reduce a leakage current from said n-type
 - 7 photodiode.

12. The device of clai	m 11, further comprising:
an n-type well provided	adjacent to said p-type
substrate, said n-type well	connected to a supply voltage,
and operating to prevent cro	sstalk between pixels in the
CMOS image sensing device	

13. The device of claim 10, further comprising:
2 a second reset circuit having a p-type MOSFET
3 transistor coupled to an input of said first reset circuit,
4 said second reset circuit allowing pixel-by-pixel reset
5 operation.

18 ·

	14.	A	CMOS	image	sensor	system,	compr	ising:		
	an a	ırra	ay of	active	pix#1	sensors	each	pixel	sensor	of
said	array including:									

a pixel readout circuit operating to convert optical image signals to electronic signals, where said pixel readout circuit includes p-type transistors and an n-type photosensitive element, and

a first reset circuit configured to provide a reset level for a pixel output, where said first reset circuit includes p-type transistors,

where said pixel readout circuit and said first
reset circuit having said p-type transistors and said
n-type photosensitive element provide radiation
hardness without any radiation protective enclosure;
a control circuit configured to provide timing and
control signals to enable read out of data stored in said
array of active pixel sensors; and

a column readout circuit operating to receive and process said data stored in said array of active pixel sensors.

- 1 15. The CMOS image sensor of claim 14, further comprising:
- a p-type substrate on which said n-type photosensitive element is formed.

5

1

2

8

- The CMOS image sensor of claim 15, further 16. comprising: a pair of p+ type guard rings formed on said p-type
- 3 substrate, each of said pair of guard rings formed on either 4 side of said n-type photosens tive element, said pair of 5 guard rings connected to a ground voltage, and operating to 6 substantially reduce a leakage current from said n-type 7 photosensitive element.
- The CMOS image sensor of claim 15, further 1 comprising:
 - an n-type well provided adjacent to said p-type substrate, said n-type well connected to a supply voltage, and operating to prevent crosstalk between pixels.
 - The CMOS image sensor of claim 14, further comprising:
 - a second reset circuit having a p-type MOSFET transistor coupled to an input of said first reset circuit, said second reset circuit allowing pixel-by-pixel reset operation.